Design of Comparator using CDesigner

67 %
33 %
Information about Design of Comparator using CDesigner
Design

Published on April 11, 2014

Author: MohammadMathin

Source: slideshare.net

11011J6066 1 AMSD ASSIGNMENT 4 COMPARATOR COMPARATOR: A common and very useful combinational logic circuit is that of the Digital Comparator circuit. Digital or Binary Comparators are made up from standard AND, NOR and NOT gates that compare the digital signals present at their input terminals and produce an output depending upon the condition of those inputs. For example, along with being able to add and subtract binary numbers we need to be able to compare them and determine whether the value of input A is greater than, smaller than or equal to the value at input B etc. The digital comparator accomplishes this using several logic gates that operate on the principles of Boolean algebra. There are two main types of digital comparator available and these are.  Identity Comparator - an Identity Comparator is a digital comparator that has only one output terminal for when A = B either "HIGH" A = B = 1 or "LOW" A = B = 0   Magnitude Comparator - a Magnitude Comparator is a type of digital comparator that has three output terminals, one each for equality, A = B greater than, A > B and less than A < B The purpose of a Digital Comparator is to compare a set of variables or unknown numbers, for exampleA (A1, A2, A3, .... An, etc) against that of a constant or unknown value such as B (B1, B2, B3, .... Bn, etc) and produce an output condition or flag depending upon the result of the comparison. For example, a magnitude comparator of two 1-bits, (A and B) inputs would produce the following three output conditions when compared to each other. Which means: A is greater than B, A is equal to B, and A is less than B (Source: http://www.electronics-tutorials.ws/combination/comb_8.html)

11011J6066 2 AMSD ASSIGNMENT 4 COMPARATOR CIRCUIT DRAWN ON CDESIGNER: WAVEFORMS:

11011J6066 3 AMSD ASSIGNMENT 4 COMPARATOR -Vin<Vref Waveform: -Vin>Vref Waveform:

11011J6066 4 AMSD ASSIGNMENT 4 COMPARATOR COMPARATOR WITH LATCH CIRCUIT ON CDESIGNER: WAVEFORMS: -Vin<Vref Waveform:

11011J6066 5 AMSD ASSIGNMENT 4 COMPARATOR -Vin>Vref Waveform:

Add a comment

Related presentations

My Music Magazine Pitch

My Music Magazine Pitch

October 30, 2014

music mag pitch

Questionaire charts

Questionaire charts

November 4, 2014

bk

Final research

Final research

November 5, 2014

final research

Cersaie 2014

Cersaie 2014

October 30, 2014

allestimento in cartone per il Cersaie 2014 alberi in cartone scultura in cartone

Quarta turma do workshop de Infografia, ministrado por Beatriz Blanco e Marcos Sin...

Related pages

CMOS COMPARATOR 1. Comparator Design Specifications

CMOS COMPARATOR 1. Comparator Design ... In the following design, a 10mV signal must be resolved using the ... CMOS Comparator Implementation ...
Read more

2-Bit Magnitude Comparator Design Using Different Logic Styles

2-Bit Magnitude Comparator Design Using Different Logic Styles www.ijesi.org 17 | P a g e Figure 5.
Read more

Design of a CMOS Comparator using 0.18µm Technology

Design of a CMOS Comparator using 0.18µm Technology Deepak Parashar 1 ... useful for ADC designer. Finally simulation results
Read more

COMPARATOR DESIGN USING FULL ADDER

IJRET: International Journal of Research in Engineering and Technology eISSN: 2319-1163 | pISSN: 2321-7308 ...
Read more

Op Amp Comparator Circuit | Operational Amplifier | Radio ...

Operational amplifier, op amp comparator circuit with design details, ... There are a number of points to remember when using comparator circuits.
Read more

Design of 8-Bit Comparator Using 45nm CMOS Technology

Design Of 8-bit Comparator Using 45nm CMOS Technology | IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 ...
Read more

Project Report for COEN6511: ASIC Design - users.encs ...

2 Logic design for 4-bit comparator ... We develop our project by using the Schematic Editor and the Analog Artist simulation tools available from ...
Read more

Novel Low Power Comparator Design using Reversible Logic Gates

3.2.4.One bit comparator using URG and BJN gate Reversible one bit comparator is implemented with Feynman gate and URG gate as shown in fig.3.2d.
Read more

Design of 4 Bit Comparator using Behavior Modeling Style ...

1 : 4 Demultiplexer Design using Logical Gates (Data Flow Modeling Style)- Output WaveForm : 1 : 4 Demultiplexer Program- //-...
Read more