Published on July 5, 2014
AGENDA • Digital Design Flow • Basics of Layout • About Layout Extractor • Tools used • Steps to Extract layout 5-Jul-14 Medha.firstname.lastname@example.org 2
Digital Design Flow 5-Jul-14 Medha.email@example.com 3 Design Analysis Design Specification Synthesis Design Implementation using HDL Simulation Timing Analysis Place & Route Extraction Verification Verilog/ VHDL Library Std., Cell. Library Look up Table for timing Tech file For layout values Tech file For RC Parasite extraction
Basics of Layout • Layout can be very time consuming – Design gates to fit together nicely – Build a library of standard cells – Must follow a technology rule • Standard cell design methodology – VDD and GND should abut (standard height) – Adjacent gates should satisfy design rules – nMOS at bottom and pMOS at top – All gates include well and substrate contacts 5-Jul-14 Medha.firstname.lastname@example.org 4
What Are Layout Extractors?? • Once the layout is made, there always is parasitic capacitances and resistances associated with the design. • This is because of the compact layouts to make the chips smaller. More you make compact layout more will it introduce these parasitic components. • These interferes in the functioning and performance of the circuit in terms of timing, speed and power consumption. 5-Jul-14 Medha.email@example.com 5
Contd… • Examine the inter-relationship of mask layers to infer the existence of transistors and other components • Related to Design Rule Checkers – Design-rule Verification • Some form of layout extraction is usually done to create data for back annotation 5-Jul-14 Medha.firstname.lastname@example.org 6
Tools used for Extraction • FastCap, FastHenry • Star-RCXT • QRC • Calibre xACT3D etc… 5-Jul-14 Medha.email@example.com 7
Steps to Extract a Layout • Create Layout Cellview • Design Rule Checking • Layout Parameter Extraction • Layout vs. Schematic Comparison 5-Jul-14 Courtesy:http://www.egr.msu.edu/classes/ece410/mason/files/TutorialB.pdf 8
Step1: Create Layout Cellview From the schematic, we can draw the layout cellview From the Library Manager window, Select File => New => Cellview (Virtuoso is the main layout editor of Cadence design tools) 5-Jul-14 Medha.firstname.lastname@example.org 9
Step2:Design Rule Checking • After you have finished your layout, an automatic program will check each and every polygon in your design against these design rules and report violations. This process is called Design Rule Checking (DRC) and MUST be done for every layout to ensure it will function properly when fabricated. • After the DRC is complete, the bottom line in the CIW(Command Interpreter Window) will show “# Total errors found” • The DRC will be successful when you see the results saying “0 Total errors found” 5-Jul-14 Medha.email@example.com 10
Step3: Layout Parameter Extraction • mask layout contains only physical data • Extraction process identifies the devices from the layout and generates a SPICE-like netlist and other files necessary to complete the design process • In the Virtuoso Layout Editing window select Verify => Extract 5-Jul-14 Medha.firstname.lastname@example.org 11
Extracted Layout Before After 5-Jul-14 Medha.email@example.com 12
Conclusion 5-Jul-14 Medha.firstname.lastname@example.org 13 Data Preparation Draw Schematic (Virtuoso) Logic Simulation (Verilog-XL) Pre-layout Simulation (Spectre) Layout (Virtuoso) Design Rule Check (Calibre) Layout Versus Schematic Check (Calibre) Extraction (Calibre) Post layout simulation (HSPICE)
THANK YOU 5-Jul-14 Medha.email@example.com 14
allestimento in cartone per il Cersaie 2014 alberi in cartone scultura in cartone
Quarta turma do workshop de Infografia, ministrado por Beatriz Blanco e Marcos Sin...
If you haven't read the CAD tool information page, READ THAT FIRST. In this handout, we will learn how to extract layout with Calibre PEX and simulate ...
Manufacturer of Plant Engineering & Design Services - Layout Extraction, Pipe Drafting & Detailing, As Built Drawing and Structural Analysis offered by ...
Are you familiar with data extraction? ... CAD Tutorials and ... Inventor; You are here: Home / AutoCAD / AutoCAD Tutorial / How to extract block ...
Create a Report Table with Data Extraction. ... If I draw pipe layout in my plan, ... Great books to master your CAD software!
Can I get the list of layout name in list? By default drawing has three layouts. Model; Layout 1; Layout 2; We want these particulars in list? It need arises
Library Exchange Format (LEF) is a specification for representing the physical layout of an integrated circuit in an ASCII format. It includes design rules ...
Other CAD Software; Cadence; Cadence Extract fails; This forum is dedicated to AutoCAD and other CAD software. ... Running layout Extraction analysis flat mode
CAD & Layout Tool Integration . Using AnsoftLinks for MCAD or ANSYS Workbench, ANSYS Q3D Extractor can import 3-D geometry from mechanical CAD (MCAD ...
Keywords. Quad Patch Layout, Safety Turning Area, Binary Integer Programming, Global Optimal Solution